I. INTRODUCTION HE FLOORPLAN sizing problem was first intro-
T duced by Otten [ 1 11, [ 121 and Stockmeyer [ 131. They presented a polynomial time algorithm to find an optimal floorplan for non-decreasing cost functions, which include area optimization. Given a sliceable floorplan and cell sizes, the algorithm selects an optimal implementation for each cell based on bottom-up propagation of candidate implementations. They key idea originated from the observation that only a polynomial number of choices needed to be examined, thus avoiding an exponential time complexity. Stockmeyer also showed that the sizing problem is NP-complete for general non-sliceable floorplans.
Since then, the floorplan sizing problem has been studied by several researchers. Most work was focused on general non-sliceable floorplans. Tani et al. [16] used repeated applications of linear programming to solve the problem. In [22] , Wimer et al. reported a branch and bound algorithm to find an optimal solution, which may require exponential time. Wong et al. [20] , [19] , [23] considered a restricted class of non-sliceable floorplans, called hierarchical floorplans of order 5 , which could be represented by trees. Although the computation efficiency of their algorithm has improved from that of [22] , the complexity class of their algorithm is still unknown. Evi- dence has suggested that their optimization problem is intractable [21] . Recently, van Ginneken and Otten [18] introduced a floorplan sizing algorithm based on point placement of the cells and dynamic programming. Their algorithm was applied to analog circuit layout generation by Conway and Schrooten, as reported in [2] . Our algorithm can be regarded as a generalization of their algorithm.
We consider the floorplan size optimization problem on a set of slicing trees related to an adjacency graph. We restrict the output to sliceable floorplans only. The problem consists of two phases: (1) enumeration of floorplan trees, and (2) size optimization using Otten-Stockmeyer's algorithm. We propose an integrated approach for the two procedures and achieve good computation efficiency.
This paper is organized as follows: Section I1 gives relevant terminologies and background of floorplan sizing problems. Section I11 presents an abstract computation model of an integrated floorplan sizing and enumeration problem. An algorithm for the integrated approach based on rectangular dual graph technique is then presented in Section IV. Details of the algorithm such as slice generation, dual graph generation and time complexity analysis are discussed. Section V describes algorithm implementation and reports experimental results. The last section concludes the paper and suggests future research directions.
PRELIMINARIES

Problem Dejnition
Ajoorplan is a partition of a rectangle into a set of rectangles called cells, which are basic units in a floorplan that cannot be further decomposed. A floorplan is sliceable if it is a cell or can be partitioned into two sliceable floorplans with a cutline (see Fig. 1 ). The cutline that divides the two partitions is called a slice. A slice is either horizontal or vertical. A sliceable floorplan can be represented by a (binary)$oorpZan tree (or simply tree) where each leaf corresponds to a cell and each internal node corresponds to a partial floorplan and its slice.
A cell represents an indivisible collection of components or devices in a VLSI circuit. Often, a cell can be implemented in several ways characterized by their widths and heights. An implementation of a floorplan (or a cell) is a pair of numbers (w, h) which indicates the width and height of the floorplan. In general, the number of imple- mentations could be arbitrarily large and a sizingfunction
[lo] is used to describe the floorplan's implementations.
Consider a vertical node N of a floorplan tree with left and right children NI and N, respectively. Let (wl, h,) and (w,, h,) be the implementations of NI and N,. The implementation of N is given by the smallest rectangle enclosing Nl and N,, i.e., (wI + w,, max (hI, h,)), as shown in Fig. 2 . Similarly, if N is a horizontal node, its implementation is (max (wI, wr), hl + h,). Note that in general, some area of N is not occupied by the children. This dead area (or wasted area) cannot be avoided due to hierarchical processing of the floorplan. Minimizing the area of a floorplan is equivalent to minimizing its dead area if all implementations of a cell have identical area.
A cost function is a mapping p: (R2 + (R that assigns a cost to an implementation, where (R is the set of real numbers. In practice, (R only assumes positive values.
Typical cost functions are the area function p (w, h) = wh or the perimeter function p(w, h) = 2(w + h). An implementation (w, h) dominates (w', h') (denote as (w', h') I (w, h)) if w' 5 w and h' I h. A cost function p(w, h) is non-decreasing if for all (w', h') I (w, h), we have ~( w ' , h') I p(w, h). The area function and perimeter function are examples of non-decreasing cost functions. A set of implementations S is redundant if there exist distinct a , b E S such that a I b; otherwise S is non-redundant. Let S = {(w,, h l ) , -* -, (w,,, h,)} be a non-redundant set sorted in increasing wi's. By definition, wi c wj 
Previous Results
The floorplan sizing problem is to select an implementation for each cell such that the cost of the floorplan (i.e., at the root node of floorplan tree) is minimized with respect to a particular cost function. Consider an n-cell floorplan where each cell has two implementations. There are 2" possible implementations for the floorplan. Thus, a naive solution would require an exponential time to find a minimum cost solution.
For non-decreasing cost functions, Otten and Stockmeyer and hi > hi for all i c j ; otherwise S would be redundant.
Consider a redundant set of implementations S where a I b. If we wish to find a minimum cost implementation in S for a non-decreasing cost function p, b can be discarded since ~( a ) I p(b). Thus, only a non-redundant set of implementations needs to be maintained to minimize p.
Note that wi < wj and hi > h, for all i < j in the nonredundant lists S, S' and T as explained in Section 2.1. If hl 2 h; in the WHILE loop, we can omit implementations (wI + wf, rnax (hI, hf)) for i > r because (wl + w;, max (hI, h:)) I (wl + w:, max (hI, hf)). The domination relation is true because for i > r, wl > w ; and hf < h: I hl which mean w l + w: > w l + w: and max Given a floorplan tree F and implementation lists of all cells, the implementations of the root node are obtained by a bottom-up traversal of F in post-order, applying vertical or horizontal join operations to each internal node. An optimal implementation is obtained by selecting, from the implementation list of the root, a minimum cost implementation. For each internal node, an implementation I also records pointers to the two child implementations that contribute to I. Thus, the implementation of each cell can be recovered by a subsequent top-down traversal. Two examples are given in Fig. 3 .
III. FLOORPLAN ENUMERATION
In practice, a VLSI floorplanning problem consists of some tens of cells and each cell has rather few implementations. For example, if a cell is implemented with standard cell layout style, the number of implementations is related to the maximum number of rows practically allowed. Given a floorplan tree of such size, an optimal implementation can be computed almost instantly. Better solutions can be obtained by repeating the optimization procedure to a set of floorplan trees with identical leaf cells. The tree with the best cost is selected as the final design. If the set of floorplan trees is generated by a tree enumeration procedure based on a collection of leaf cells, the floorplan tree is no longer an input of the sizing problem.
Integrated Enumeration and Sizing
Consider two floorplan trees with identical leaf cells (and implementations), as shown in Fig. 3 . The implementations of the tree nodes are given in the figure. Note that the subtree rooted at node ab of the left tree and that of the right tree are identical. If the optimization proce- dure is applied to each tree independently, the computation would be redundant. To avoid such redundant computation, the tree enumeration and cost optimization processes should be integrated.
Another potential saving in integration is less obvious. Consider the root nodes of the trees in Fig. 3 . If the two nodes are computed independently, 2 + 2 = 4 implementations need to be computed. However, if the computation is integrated by merging their implementation lists, only two non-redundant implementations will survive, because implementations ( 5 , 4) and (6, 3) of the right tree are eliminated. Thus, in total, less implementations are evaluated. This saving in computation time could be substantial if the implementation lists are large, because more redundancy is likely to occur.
Enumeration Tree Model
The integrated enumeration and sizing procedure can be explained by the concept of enumeration tree. A similar data structure have been used in [2] for an exhaustive enumeration procedure reported in [ 181. In this section, we present a general model for enumeration tree which can be applied to any enumeration technique based on slice enumeration, i.e., enumerating different sliceable floorplans by generating different slices.
An enumeration tree consists of two types of nodes labeled E-node (enumeration node) and F-node (floorplan node). An F-node has one or more E-nodes as child nodes and an E-node has exactly two child F-nodes. An example is given in Fig. 4 .
The root node and all leaf nodes are F-nodes. Each Fnode records a set S of sliceable floorplans where each floorplan of S has identical collection of cells but different tree organization. Each E-node represents members of S which have similar partitioning characteristics, i.e., slice orientation and lefthght cells. A member (sliceable floorplan) of S is found in exactly one child E-node. The information pertaining to a slice is also recorded in an Enode (e.g., vertical or horizontal slice). Intuitively, an Enode denotes a kind of bi-partition of the floorplans in its parent node using identical slices which results in identical collection of cells on left and right halves. For example, the two floorplan trees in Fig. 3 are represented by an enumeration tree shown in Fig. 5 .
There may be an exponential number of distinct floorplan trees for an n-cell floorplan. Thus, an enumeration algorithm needs to be carefully designed. The total num- Weights are assigned to the edges of an adjacency graph to specify the importance of the edge, e.g., a larger weight means more connections between the two cells. An adjacency graph can be derived from a VLSI circuit, which is usually known before floorplanning. In general, given an adjacency graph, there are more than one floorplan that can achieve the adjacency requirements. Rectangular dual graph approach is a powerful technique for floorplanning. The output floorplans retain the connectivity requirements of the cells so that neighboring cells are indeed adjacent. This is a very crucial factor because routing often constitutes a large portion of chip area. Thus, it is desirable to reduce the wiring area by assigning cells according to their connectivity characteristics.
An enumeration technique based on rectangular dual for general (including non-sliceable) floorplan has been reported [17] . The authors proposed an enumeration algorithm that generated all floorplans, including non-sliceable ones, of a given adjacency graph. (For most graphs, the number of floorplans enumerated grows exponentially with the number of vertices.) To apply Otten-Stockmeyer's optimization algorithm, the floorplan needs to be a sliceable one. The exact characterization of the adjacency graph of a sliceable floorplan is still an open problem. Some results have been reported [ 151, but we suspect the problem is intractable.
The existence of a general non-sliceable floorplan requires that the adjacency graph G contains no complex triangle [7] (a cycle C, of length 3 with some vertices in Cs). If G also contains no complex rectangle (a cycle C, of length 4 with some vertices in C,), a sliceable floorplan exists [24]. An algorithm was proposed to construct a sliceable floorplan from an adjacency graph [24] . If the graph satisfies the sufficient conditions, a sliceable floorplan will be generated. If the graph does not satisfy the sufficient conditions, a sliceable floorplan may still exist. If not, a sliceable floorplan can be obtained by adding some vertices to the adjacency graph. Experiments with randomly generated graphs showed that only minor modifications to the original graph are needed to achieve sliceability [26]. In the experiments, a random point set is generated on a plane and serves as vertices. Two vertices are randomly selected from the point set as an edge. If the edge causes crossing with existing edges, it is discarded. The edge generation process is repeated until a planar triangulated graph is achieved.
The rectangular dual slicing algorithm proposed in [26] can be used as a foundation for sliceable floorplan enumeration. The algorithm is based on recursive bi-partition of the adjacency graph into left and right (or top and bottom) halves. A path search is initiated to obtain a slice and special considerations are taken to ensure that the slice is legal. The basic slicing operation is shown in Fig. 7. 
An Integrated Enumeration and Sizing Algorithm
A slice of a floorplan corresponds to a set E, of edges in its adjacency graph G which partition G into left and / \ Fig. 7 . A slice (represented by dotted edges): bi-partition of an adjacency graph.
right sub-graphs GI and G,.. For convenience, we also refer to E, as a slice (in G ) . The input of our sizing algorithm is an adjacency graph G at the root node (an F-node) of the enumeration tree model. Several slices are generated on G and a child E-node is associated with a slice E, of G . The two sub-graphs GI and G,. of E, are associated with two child F-nodes of the E-node. The algorithm is then recursively applied to the child F-nodes. The interleaved enumeration and sizing algorithm implicitly traverses the enumeration tree until an F-mode where the graph is small enough for recursive termination. Slices are generated in top-down fashion and optimal sizing is performed by bottom-up propagation of candidate implementations. Implementations of child nodes are collected to form an implementation list of a parent node. At an E-node of the enumeration tree, the implementations are obtained from that of the two set of child floorplans using the procedure described in Section 2.2. For an F-node, the implementation lists of the child nodes are merged to obtain an implementation list of the F-node. The merging process collects all implementations from the child nodes and eliminate the redundant ones. Each implementation contains pointers to recover the slice and the two child implementations that uphold it. The merging algorithm for an F-node is as follows: 
RETURN (0).
END.
The function COMPARE( ) selects a "smaller" implementation from the two partial lists. (w,, h,) records the last implementation inserted into list T where w, (h,) is strictly increasing (decreasing) in the WHILE loop. If the selected implementation (wd, hd) does not satisfy the conditions wd > w,, hd < h,, it is redundant and will be discarded, as noted in algorithm MERGE. The non-redundant lists S and S' must be sorted in increasing width. One can easily see that the output list Tis also nonredundant and sorted. The merge operation for multiple lists is MERGE(S1, MERGE(&, * * . , S,)) and can be performed in O( IS1 I + * + IS,() time. A snapshot of an enumeration tree is shown in Fig. 8 . Rectangular nodes represent F-nodes and circled nodes represent E-nodes. Dotted lines represent edges of a slice in an adjacency graph.
recursively defined as MERGE(Sl, S,, * * 9 S,) =
Generating Slices for Enumeration
A basic operation of the enumeration algorithm is to generate different legal slices on an adjacency graph. A legal slice ensures that some floorplans exist for the left and right subgraphs. The exact conditions for generating a legal slice, if one exists, is an unsolved problem. Note that this problem is equivalent to the problem of generating a sliceable floorplan of a given adjacency graph, if one exists.
It has been shown that rectangular dual does not exist for some classes of adjacency graph, in which the smallest graph have nine vertices [15] . However, some sufficient conditions have been identified where sliceable floorplans exist [26] . For an arbitrary adjacency graph, a closely related (although not exact) sliceable floorplan can still be obtained by adding pseudo vertices [26] to the original adjacency graph. Each pseudo vertex puts an extra cell to the final floorplan, which is required to complete the wiring.
Our slice generation technique is based on that reported in [26] . One of the necessary conditions to ensure the existence of a legal slice in the adjacency graph is that the left and right sub-graphs do not contain complex triangles after slicing. The requirement translates to searching for a slice that avoids chords [26] . This can be easily imple- mented into a path search procedure such as Dijkstra's shortest path algorithm. Our slicing algorithm uses shortest path technique to generate slices where the edge weights of the adjacency graph correspond to distances. In the event that a chord cannot be avoided, a pseudo vertex is added to the original input graph to eliminate the complex triangle resulted from the chord. As the path search continues, it tries to greedily minimize the number of chords in order to minimize the number of pseudo vertices. A slice with chords is accepted with a cost larger than that of any slice without chords. (Nevertheless, pseudo vertices cannot be avoided because some adjacency graphs are inherently non-sliceable.) The edge weights are reciprocated and/or reversed to initiate other searches for alternate slices.
Some slices can be computed easily. For example, we can slice a graph such that the vertices on the left boundary are on one side and the rest are on the other side. This is especially effective when the graph has small number of vertices. In some cases, the slice is unique [26].
At each internal F-node, several slice generation procedures are applied to its adjacency graph. Only a maximum number of slices are allowed to keep the time complexity of the algorithm to an acceptable value. Each slice induces an E-node and two F-nodes, as shown in Fig. 8 . The algorithm is recursively applied to each child F-node.
Time Complexity Analysis
In this section, we present a worst case time complexity analysis of the interleaved floorplan enumeration and sizing problem. Denote: If rpn = 1 , we have p = logl/,n and T(1) is a constant.
using a'OBb = p g n , we have:
The contour of c = logl/Jk for various values of c is given in Fig. 9 . The time complexity increases with the enumeration factor and balancing factor.
The lower bound of the number of floorplan trees enumerated can also be estimated. Let S(n) denote the total number of floorplan trees enumerated. We have:
For ( 1 -r)Pn = 1, we havep = logl/(l-,)n and S(1) = 1 , which leads to:
For example, if k = 4 , d = 3 and r = 2 / 3 , we have T(n) = O ( n 5 9 and S(n) 2 (1/3)3"0'63. Although the number of trees evaluated by the algorithm is an exponential function of n, the computation time remains polynomial because many identical subtrees are not duplicated. If the sizing operations were applied to each individual tree, the computation time will be an exponential function of n. The CPU times for typical benchmark circuits shown in Table I demonstrate the feasibility of the algorithm. 
Dynamic Programming
In some cases, two branches of an enumeration tree may have identical adjacency graph at different F-nodes. For example, nodes c and d of Fig. 5 . A later node can use a link to an earlier node to avoid redundant computation. The penalty for this dynamic programming strategy is to maintain a table of adjacency graph (or in general, sets of floorplans) where identical graph (sets) can be easily queried. This can be implemented with a hash table using adjacency graphs as hash keys. If the number of adjacency graphs generated by the algorithm is polynomial bounded, the dynamic programming strategy is desirable.
This strategy has been reported by van Ginneken and Otten [ 181, and applied to analog circuit layout synthesis by Conway and Schrooten [2] . They embedded a point set on a plane to represent cells and used horizontalhertical straight lines to partition the point-cells. There are at most O(n) slices for an n-cell point set. With this, they restrict the number of different F-nodes in the enumeration tree to only O(n4) nodes using dynamic programming. Each F-node actually corresponds to a rectangle on the plane that encloses some points (cells). Their algorithm is a special case of our graph based enumeration algorithm. Our algorithm can simulate their algorithm by laying out the vertices on a rectilinear grid and generating slices parallel to the grid lines.
formation involves converting hypergraph to graph, planarization and triangulation. The objective is to capture as much information as possible in the PTG.
The actual conversion algorithm is a difficult task and requires further research. We present the outline of a simple conversion algorithm: First, the hypergraph H is converted to a simple graph G. Each net of H that spans (connects to) w cells is given a weight 1 /(w -1). If w = 1, the net is ignored. For an edge (i, j ) in G, the edge weight is the sum of all net weights that span cell i a n d j in H.
The edge weight is an approximation of the number of nets connecting the two cells.
The graph G is then planarized where the objective is to retain as much weight as possible. Unfortunately the problem is NP-complete, even for unweighted edges (planar subgraph problem) [3]. However, the problem has been widely studied [4], [5] and a maximal planar subgraph can be obtained efficiently. After planarization, the resulting graph may not be triangulated if the connections are not dense. Zero weight edges are added to obtain a PTG. The planarization and triangulation procedure has an added requirement to avoid creating complex cycles of small length (e.g., complex triangles). Again this is not a well studied problem and needs further investigation.
V. IMPLEMENTATION AND EXPERIMENTAL RESULTS
The integrated floorplan enumeration and sizing algorithm was implemented in C language on a sun SPARC workstation. The algorithm was attached to an interactive graph editor using X Window system for graphic display. First, a circuit netlist was converted to a graph using methods described in Section 4.5. The graph was then interactively laid out by selecting the edges in decreasing
Converting Circuit to Dual Graph
A circuit is conveniently modeled as a hypergraph where cells correspond to vertices and nets correspond to hyperedges. Since the input of a rectangular floorplanning algorithm is a planar triangulated graph (PTG), the hypergraph must first be transformed into a PTG. The trans- weight. As edges were laid out, vertices were moved to preserve as many edges as possible while minimizing the number of complex triangles. Zero weight edges were added to obtain a planar triangulated graph (PTG) if necessary. The comers of the PTG were assigned randomly. With the benchmark circuits tested, this process typically preserved more than 90% of the total edge weight. The graph layout process was repeated several times and the best result obtained for a circuit was reported. For some circuits, the results were quite similar regardless of the graph layout. In general, it was observed that the difference between the worst and the best result was within 20% in terms of area. The enumeration method discussed in Section 4.2 was used. The number of slices generated for an adjacency graph may vary because some slices produce illegal children (a rectangular floorplan does not exist for the child graph) and has to be discarded. The results are shown in Table I .
The column next to last reports the equivalent number of floorplan trees optimized. This number is dependent on the slice enumeration procedure and the adjacency graph. The number increases when more legal slices are enumerated with the given topology of the adjacency graph layout. The last column gives the average percentage of implementations eliminated due to redundancy in an F-node (i.e., applying algorithm MERGE of Section 4.1).
Examples 1 and 2 were derived from MCNC floorplanning benchmarks [6] which were actual circuits supplied by industry. The implementations of each cell were given by the benchmark data. As far as our knowledge, this is the first report for the floorplan benchmark circuits. Example 3 first appeared in [22], but the original floorplan was non-sliceable. The optimal solution is a compact floorplan with zero dead area. The adjacency graph of the floorplan was extracted and applied to our algorithm. The edge weights of the adjacency graph were derived from the lengths of the adjacency of the optimal floorplan. Since the graph was already an embedded planar triangulated graph, only one test was conducted. Examples 4 and 5 were also MCNC benchmarks but targeted for building block layout. Only one implementation (w, h) was specified for each cell. We artificially expanded the implementation list to include (1/2w, 2h), (1/3w, 3h) and (1/4w, 4h). In all cases, cells were allowed to be rotated 90 degrees. Fig. 10 shows the input adjacency graph and sized floorplans of Examples 1, 2 and 3. The vertices labeled NE, NW, SE, SW represent the corner vertices (as evident from the output floorplan).
VI. CONCLUSION AND FUTURE RESEARCH
We have presented a unified framework for enumeration and optimal sizing on a set of sliceable floorplans based on rectangular dual graph approach. The enumeration process is based on an adjacency graph derived from circuit connectivity which allows us to generate sliceable floorplans that preserve the adjacency requirements. Our algorithm is a generalization of , [ 131 optimal sizing algorithm and van Ginneken-Otten's [2], [18] plane point placement algorithm for sliceable floorplans. The performance of the algorithm was proven by experimental results using industrial benchmark circuits. The results were very encouraging judging from the low percentage of dead area and fast CPU times. An example derived from a compact non-sliceable floorplan [22] produced a sliceable floorplan with 9.5% dead area. The framework also serves as a general computation model for developing other enumeration algorithms.
Many important problems in this area require substantial future research effort. The challenge of converting a circuit to a planar triangulated graph suitable for rectangular dual floorplanning is an important problem. Some of the problems encountered in the process have been known to be intractable but many are still open problems, for example, the problem of planarizing a graph minimizing the number of complex triangles; or maximizing the shortest complex cycles.
Slicing an adjacency graph to generate sliceable floorplans is also an interesting problem. Given an adjacency graph, the existence of a sliceable floorplan is a major unresolved question. If the graph is inherently non-sliceable [15] , the problem is to minimize the number of pseudo vertices. The criteria for choosing a "good" slice that yields a desired floorplan are also not well understood.
